

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant(s): Minakshisundaran B. Anand et al.

Application No.: 10/690,238

Filed: 10/21/2003

Title: COMPUTER AIDED DESIGN METHOD AND APPARATUS FOR MODELING AND ANALYZING ON-CHIP INTERCONNECT STRUCTURES

Group Art Unit:  
2825

Examiner:  
Unknown

Attorney Docket No.: YOR920030315US1

**REQUEST FOR CORRECTION**


Office of Initial Patent Examination's  
Customer Service Center  
Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

Petitioner hereby requests a correction in the Filing Receipt of the above-referenced patent application. In particular, the application is associated with Customer No. 33233. Enclosed is a copy of the Filing Receipt with the changes noted thereon.

Respectfully submitted,

24 JAN, 2004  
Date

  
Charles W. Peterson, Jr.  
Reg. No. 34406  
Attorney for Applicant

Customer No. 33233  
Charles W. Peterson, Jr.  
Law Office of Charles W. Peterson, Jr.  
P.O. Box 710627  
Oak Hill, Virginia 20171  
(703)481-0532



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPL NO.	FILING OR 371 (c) DATE	ART UNIT	FIL FEE REC'D	ATTY. DOCKET NO	DRAWINGS	TOT CLMS	IND CLMS
10/690,238	10/21/2003	2825	914	YOR920030315US1	13	28	3

32233  
Law Office of Charles W. Peterson, Jr.  
P.O. Box 710627  
Oak Hill, VA 20171

CONFIRMATION NO. 4930

## FILING RECEIPT



\*OC00000011727784\*

Date Mailed: 01/21/2004

Receipt is acknowledged of this regular Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Filing Receipt Corrections, facsimile number 703-746-9195. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

## Applicant(s)

Minakshisundaran B. Anand, Germantown, MD;  
Matthew S. Angyal, Stormville, NY;  
Alina Deutsch, Chappaqua, NY;  
Ibrahim M. Elfadel, Ossining, NY;  
Gerard V. Kopcsay, Yorktown Heights, NY;  
Barry J. Rubin, Croton-on-Hudson, NY;  
Howard H. Smith, Beacon, NY;

## Domestic Priority data as claimed by applicant

## Foreign Applications

If Required, Foreign Filing License Granted: 01/20/2004

Projected Publication Date: 04/21/2005

Non-Publication Request: No

Early Publication Request: No

## Title

Computer aided design method and apparatus for modeling and analyzing on-chip interconnect